# Detection and Correction Methods for Single Event Effects in Analog to Digital Converters

Hariprasath Venkatram, Jon Guerber, Manideep Gande, and Un-Ku Moon

Abstract—This paper presents detection and correction methods for single event effects in analog to digital converters. Multi-path ADC based detection method is proposed for single event effects and bit error rate. Two correction schemes are proposed for single event effects based on multi-path ADC structure. 1) Two-path ADC based detection scheme with skip and fill algorithm based correction scheme. 2) Three-path ADC based detection scheme with majority voting based correction scheme. Advantages and limitations of both the methods are presented with simulation results. In particular, the three-path ADC can detect and correct for single event effects independent of repetition rate, magnitude of single event effects and the choice of data converter architecture. In three path ADC technique, the accuracy degradation is less than 1.7 dB or 0.28 bit for the Nyquist bandwidth for single event effects. Bit-Error Rate (BER) is effectively squared for three-path ADC as compared to a conventional ADC.

*Index Terms*—Analog-digital conversion, bit error rate, metastability, pipeline ADC and multi-path ADC, radiation effects, radiation hardening by design, single event effects, single event upset, skip and fill interpolation, split-ADC technique, transient radiation effects.

## I. INTRODUCTION

ATA converters are ubiquitous blocks used to measure signals with a wide-range of bandwidths and resolutions. In particular, data-converters required for space electronics cover frequency ranges from few Hz to several hundreds of MHz and resolution ranges from 6 to 24 bits. No single data-converter architecture can satisfy this requirement in resolution and bandwidth at this juncture. Radiation hardening and BER reduction for such a block provides additional challenges to their design. In particular, single event effect (SEE) such as single event transients and single event upsets significantly degrade performance of the data converters [1]. Conventional radiation hardening methods for data-converters are architecture specific and often involve extensive simulation of circuit blocks with modified SPICE models [1], [18] and device level simulations. Therefore, it is fair to say that architecture independent radiation hardening and BER reduction techniques for data converters are desirable. Also, high level modeling and simulation methods will enable fast verification of extensive device and circuit simulations. Such techniques will enable reusable and robust design practices for building and testing data-converters. Ideally, these techniques should

Manuscript received 5 December 2012; revised 27 March 2013; accepted April 10, 2013. Date of publication August 22, 2013; date of current version November 21, 2013. This paper was recommended by Associate Editor J. M. de la Rosa.

H. Venkatram and M. Gande are with Oregon State University, Corvallis, OR 97331 USA (e-mail: hariprasath@gmail.com).

J. Guerber is with Intel, Hillsboro, OR 97124 USA.

U.-K. Moon is with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR 97331 USA.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSI.2013.2265963



Fig. 1. Split-ADC technique.

achieve this without any additional area or power penalty to the data-converter design.

In digital system design, triple modular redundancy (TMR) is extensively used for control and data paths to provide radiation hardening against single event upsets (SEU) [1]. However, this method suffers from area, power and performance penalties. A mixed signal design equivalent to the digital TMR technique is the multi-path ADC technique. This multi-path ADC technique enables a high level modeling, robust detection and correction method for SEE errors in an analog to digital converter. This multi-path ADC technique retains the benefit of digital TMR for radiation hardening and BER reduction without the penalties of analog area, power and performance.

Section II introduces split ADC technique, two-path and three-path ADC schemes. Section III analyzes system level modeling of SEE in analog to digital converter. Single event effects are discussed for a pipelined ADC and the need for correction methods is emphasized. Section IV describes the two-path ADC detection scheme with the skip and fill correction scheme. Section V elaborates on the three-path ADC detection scheme with the majority vote based correction method. Section VI briefly discusses the improvement in bit-error rate obtained from multi-path ADC technique and Section VII concludes the paper.

#### II. MULTI-PATH ADC TECHNIQUE

The multi-path ADC technique is an extension of the split-ADC technique [6]–[10] which is widely used for calibration of analog imperfections in data-converters. Here, we extend this technique to detect and correct single event effects and improve bit-error-rate in data-converters. This technique simplifies modeling, detection and correction in analog to digital converter.

# A. Split-ADC Technique

Every capacitor and transconductance or opamp is split into two smaller pieces as shown in Fig. 1. The thermal noise power contribution increases by a factor of two due to this scaling.

Fig. 2 shows the noise model for the split-ADC.  $V_{t,1}$  and  $V_{t,2}$  represents the thermal noise contribution from the analog section of the split-ADC.  $V_{q,1}$  and  $V_{q,2}$  represents the quantization



Fig. 2. Equivalent noise model.



Fig. 3. a) Two-path and b) three-path ADC.

noise of the split-ADC. It can be readily observed that the averaged output,  $D_{out}$ , has the same signal to noise ratio of the combined ADC.

 $D_{out}$  contains the averaged output of the split-ADC and  $D_{error}$  contains information about the mismatch between the two channels. The signal content is removed in  $D_{error}$  and any anomaly between the channels can be detected from this digital error signal. In this application, along with the mismatch between the two-paths, single event effects and bit-error rates can be detected and corrected. Further details regarding the split-ADC technique can be found in [6]–[8]. As shown in Fig. 3, the digital section is the overhead for the split-ADC technique. The analog section made up of transconductors and capacitors does not increase in area or power.

## B. Multi-Path ADC

Fig. 3(a) shows the two-path and Fig. 3(b) shows three-path ADC implementation. The analog portion of the ADC such as opamps, capacitors and comparators sized for thermal noise are split into equal parts. The two-path ADC is implemented in the same manner as a split-ADC while the three-path ADC is implemented by dividing the analog portion of the ADC into three smaller pieces and replicating the digital section. The shaded region represents the reduced size of each path obtained by splitting the analog blocks of the ADC built for thermal or quantization noise. The combined output of the multi-path ADC is obtained by taking the average of each ADC output  $(D_{in,1}, D_{in,2}, ...)$ .

The multi-path ADC technique not only allows calibration for gain and offset error but also provides digital detection and correction of single event effects and an improved bit-error rate in ADCs. The detection and correction of single event is achieved by monitoring the digital outputs  $(D_{in,1}, D_{in,2}, ...)$  of the multipath ADC. The multi-path ADC digital output carries information about a single event effect or bit-error rate from all possible internal nodes of the ADC from each path. Therefore, a simple comparison of digital output among the different paths against a digital threshold allows us to detect and correct SEE/BER.



Fig. 4. Equivalent noise model for SEE.

Multi-path ADC technique can be thought of as a mixed signal version of the digital TMR. Thanks to the multi-path ADC technique, the analog section of the ADC does not see any area increase as compared to their digital TMR counterpart. The advantages of the multi-path ADC technique are summarized as follows: 1) Digital detection mechanism for SEE and bit error rate. 2) Real time correction methods based on digital outputs. 3) The detection and correction methods are independent of data converter architecture making it a robust and re-usable solution.

# III. SINGLE EVENT EFFECT IN ANALOG TO DIGITAL CONVERTER

Literature survey of SEE in analog to digital converter reveals a Gaussian model for SEE from the observed data [11]-[15]. Thanks to the multi-path ADC technique, digital detection of SEE/BER enables fast and accurate high level modeling using this Gaussian model. By studying the digital output, we can monitor the single event error from internal nodes of the data converter that affect the digital output. A conventional technique for studying the single event effects would involve device level simulation or simulation with modified SPICE models [13], [15]. In this conventional approach, critical nodes have to be identified and studied extensively through circuit and device simulators. Such methods are time consuming for a bigger system like a data converter and are computationally intensive to study the effects from all the blocks of a data converter. Unlike the conventional method, the multi-path ADC technique is independent of the data converter architecture and is amenable towards existing macro-modeling techniques for analog to digital converter. The digital detection is more efficient than analyzing the single event effects by studying transient voltage or current waveforms at a critical node in a given data converter. In the following sections, system level model for SEE, an application of SEE macro-model in a pipelined ADC, simulation results of SEE in a pipelined ADC and the need for detection and correction methods are explained in detail.

#### A. System Level Model for SEE

Fig. 4 shows a noise model for the ADC including an SEE noise source.  $V_{\rm SEE}$  is a Gaussian random noise source for modeling SEE.  $V_{\rm t}$  and  $V_{\rm q}$  are Gaussian and uniform random noise sources for modeling thermal and quantization noise respectively.

The derivation of the random voltage source for single event effect is described in Appendix A. Signal to noise ratio for a given standard deviation ( $\sigma_{see}$ ), repetition rate ( $N_{rep}$ ) and observation window ( $N_{window}$ ) is shown in (1). The combined signal to noise ratio along with the thermal and quantization noise is shown in (2), where  $E(V_t^2)$  and  $E(V_q^2)$  represent thermal and quantization noise power contribution respectively. The derivation for (1) and (2) is provided in Appendix A.

$$SNR_{SEE} = \frac{V_{rms}^2 . N_{window}}{\sigma_{see}^2 . N_{rep}}$$
(1)



Fig. 5. Capacitance and error voltage vs. ADC Resolution.



Fig. 6. Pipelined ADC model.

$$SNR_{total} = \frac{V_{rms}^2}{\frac{\sigma_{see}^2 \cdot N_{rep}}{N_{window}} + E(V_t^2) + E(V_q^2)}.$$
 (2)

As shown in Fig. 4, SEE can be modeled as an error voltage source. The error voltage  $(\rm V_{see})$  for a given ADC resolution (n), charge transferred ( $\rm Q_{see})$  and reference voltage ( $\rm V_{ref}=1.2~V)$  is given by (3) and (4).

$$C_{s} = \frac{12kT.2^{2n}}{V_{ref}^{2}}$$
(3)

$$V_{\text{see}} = \frac{Q_{\text{see}}}{C_s} = \frac{Q_{\text{see}} \cdot V_{\text{ref}}^2}{12 \text{kT} \cdot 2^{2n}}.$$
(4)

Where  $C_s$  is the minimum sampling capacitance in Farad, k is the Boltzmann's constant and T is the temperature in Kelvin. The error voltage plot in Fig. 5 shows that the single event effect can saturate an ADC up to 10 bits and significantly reduce the dynamic range above 10-bit resolution. It can be observed from Fig. 5, that the commonly used radiation hardening technique of increasing the capacitor value ( $C_s$ ) to decrease the transient effect will not only increase area and power consumption of the system but also reduce the maximum achievable sample rate of the system [2], [3], [14].

# B. SEE Model for a Pipelined ADC

The single event effect is modeled as a Gaussian random voltage source  $(S_0 - S_5)$ , [14]. The above modeling method is applied to a 12-bit pipelined ADC macro-model to study the single event effects from switches and amplifiers. The 12-bit pipelined ADC consists of five 2.5-bit stages followed by a 3-bit flash ADC as shown in Fig. 6. Each stage is made up of a sub-ADC, DAC and an amplifier as shown in Fig. 7.

Based on 12-bit noise and matching requirements, the typical input sampling capacitor is 2 pF and feedback capacitor of



Fig. 7. Stage-1 block diagram.



Fig. 8. Switched capacitor amplifier.

500 fF, [16], [17]. A capacitor scaling factor of 2 is applied for matching considerations for the four stages resulting in feedback capacitors of 250 fF, 125 fF, and 62.5 fF for stages 2, 3, and 4 respectively. The fifth stage is a replica of stage-4 with feedback capacitor of 62.5 fF.

Fig. 8 shows a generic switched capacitor amplifier used in a pipeline ADC with non-overlapping clock phases ( $\Phi_1$  and  $\Phi_2$ ). The SEE for the switches can modeled by an equivalent random voltage source  $(V_{1,sw})$  and the SEE for the amplifier is modeled by an input referred random voltage source  $(V_{1,amp})$ . The derivation for the input referred random noise source [18], using the double exponential current source model, is similar to conventional noise analysis. Appendix B discuss the derivation and limitations of the macro model used. Appendix C discusses about SEE noise model for an amplifier. Charge conservation at the inverting input terminal of the amplifier is used to derive the output voltage ( $V_{out}$ ). Equation (5) shows the output voltage of the amplifier with single event error source. Equation (5) is then re-written in terms of charge transferred in (6). From (6), we can observe that the single event effect on the output voltage depends on the feedback capacitance and the net charge transferred by the particle's energy. Fig. 9 shows the RMS output voltage of an amplifier for a single event effect in one of the sampling switches.

$$V_{out}[n] = \frac{C_1}{C_2} V_{in}[n] + V_{1,amp} \cdot \left(1 + \frac{C_1}{C_2}\right) + V_{1,sw} \cdot \frac{C_1}{C_2}$$
(5)  
$$V_{out}[n] = \frac{C_1}{C_2} V_{in}[n] + \frac{Q_{see,amp}}{C_{in,amp}} \left(1 + \frac{C_1}{C_2}\right) + \frac{Q_{see,sw}}{C_2} \cdot$$
(6)

The above model for the amplifier is used in the MDAC for every stage in the pipeline ADC shown in Fig. 7. The voltage magnitude of the single event error source for each stage depends on the random charge transferred and the capacitance of the corresponding pipeline stage (1–6). Equation (7) shows the



Fig. 9. MDAC output voltage change due to SEE.



Fig. 10. Standard deviation of single event source.

error voltage source derived from a single event particle's energy source for the different stages of the pipeline ADC  $(S_0 - S_5)$ .

$$\sigma_{\rm see,input} = \frac{\sigma_{\rm q,see}}{C_{\rm f,stage}.G_{\rm eff,input}}.$$
 (7)

where  $C_{f,stage}$  is the feedback capacitance for each stage  $(C_{f1-5})$  and  $G_{eff,input}$  is the input referred gain. It is instructive to note that the capacitor scaling factor of 2 along with the inter-stage gain of 4 reduces the SEE error voltage introduced in the later stages. Fig. 10 shows the magnitude of the SEE error voltage source,  $(S_0 - S_5)$ , derived from a Gaussian SEE error voltage source given by (7). Equation (1) can be re-written using (8) to obtain the signal to noise ratio due to the SEE error voltage source. With this error voltage source, (9) can be used to study the degradation in signal to noise ratio due to the SEE error voltage source.

$$E(V_{see}^2) = \sigma_{see,input}^2 \cdot \frac{N_{rep}}{N_{window}}$$
(8)

$$SNR = \frac{V_{rms}^2}{E(V_{see}^2)} = \frac{V_{rms}^2 \cdot N_{window}}{\sigma_{see,input}^2 \cdot N_{rep}}.$$
 (9)

The position of the SEE error voltage source in the pipeline ADC,  $S_0 - S_5$ , and its repetition rate  $(N_{rep})$  was varied to study the effects on the signal to noise ratio. Each sample point in



Fig. 11. SNR for repetition rates 1, 20, 40, 60, and 100 in ADC.



Fig. 12. Split-ADC with skip and fill correction.

Fig. 11 shows average signal to noise ratio of 100 runs. The simulation results were obtained by using the macro-model of Fig. 6 in MATLAB and the results obtained closely match the values derived using (9). The simulation results also confirms that the SEE in the later stages of the pipeline ADC has less impact on the SNR as compared to the SEE in the earlier stages. This can be readily observed from (7), Figs. 10 and 11. The input referred SEE error voltage,  $\sigma_{\text{see,input}}$ , is reduced by the inter-stage gain, G<sub>eff,input</sub>, of the pipeline ADC. The SEE repetition rate was also varied to study the effect on SNR with a fixed observation window. Fig. 11 shows that even for small repetition rates of the SEE error SNR can significantly lower from the ideal value. This significant reduction in SNR, due to SEE in the signal path, is the motivation for the detection and correction schemes presented in the following sections.

### IV. TWO-PATH ADC WITH SKIP AND FILL ALGORITHM

By introducing two identical paths using the split-ADC technique, the SEE can be detected by monitoring the digital output,  $D_{error}$ , against a digital threshold. Fig. 12 shows the implementation of a two-path ADC with skip and fill algorithm [6]–[10].  $D_{error}$  is used to detect the SEE error and the skip and fill algorithm is used for replacing the corrupt sample. The skip and fill algorithm is a non-linear interpolation algorithm which is superior to the linear interpolation methods in terms of the number of taps required for a given accuracy requirement.

## A. Detection and Correction Using Skip and Fill Algorithm

The skip and fill algorithm uses a non-linear interpolation method to fill the missing or corrupted sample. The details of the algorithm can be found in [9], [10]. The SEE detection scheme consists of a simple bit by bit logical comparison of  $D_{error}$ , against a digital threshold. The skip and fill block receives two



Fig. 13.  $D_{error}$  vs. sample points,  $N_{rep} = 100$ ,  $N_{window} = 4096$ .

digital outputs,  $D_{error}$  and  $D_{out}$ , from the split-ADC and generates the corrected output,  $D_{out,corr}$ . If the magnitude of  $D_{error}$  is larger than the set digital threshold, the output  $(D_{out})$  is replaced with the interpolated value using (10b). Otherwise,  $(D_{out})$  is passed on to the output with latency as given by (10a). The interpolation and the SEE error correction is performed only if the SEE error is detected, leading to power efficient use of correction hardware.

$$D_{out,corr}(m) = D_{out}(m)$$
 if  $D_{error} < 2LSB$  (10a)

$$= D_{inter}(m)$$
 if  $D_{error} > 2LSB$ . (10b)

# B. Simulation Results

A 12-bit pipelined ADC macro-model shown in Fig. 6 was used in the two-path ADC technique. For the skip and fill correction method, a 40-tap interpolation filter was used with a 4096 sample length observation window. The standard deviation of the SEE error source was 0.4 V. The two-path ADC was calibrated for gain and offset error before simulating SEE errors.

The output, Derror, used for the SEE error detection, the uncorrected  $(D_{out})$  and corrected output  $(D_{out,corr})$  are shown in Figs. 13, 14, and 15 respectively. Equation (10) was used to identify and correct SEE errors using the skip and fill interpolation. In order to study the limitations of the interpolation based skip and fill correction scheme, the repetition rate of the SEE error source and the input signal frequency were varied. The resulting signal to noise ratio of the corrected output for the different SEE error repetition rates and the input signal frequency is shown in Fig. 16. The accuracy of the interpolated sample decreases with the increase in the input signal frequency. Even for a small SEE error repetition rate, the skip and fill interpolation based SEE error correction bandwidth is limited to 30% of the Nyquist frequency range. Another theoretical limitation occurs when the repetition rate of SEE error is more than 10% percent of the window of observation. In this case, SNR degradation occurs due to uncorrected SEE errors being used for interpolation. These drawbacks can be eliminated by implementing the three-path ADC correction method.

## V. THREE-PATH SPLIT-ADC CORRECTION ALGORITHM

SEE is a localized event and the probability of the SEE error equally affecting more than one path in a three-path ADC in the same sample is negligible. The three path ADC technique splits the ADC into three equal smaller parts to perform SEE error detection and correction as shown in Figs. 17 and 18. The gain and offset error correction is performed as given by [6] and [7]. The SEE error correction is discussed below.



Fig. 14.  $D_{out}$  vs. sample points,  $N_{rep} = 100$ ,  $N_{window} = 4096$ .



Fig. 15.  $D_{out,corr}$  vs. sample points,  $N_{rep} = 100$ ,  $N_{window} = 4096$ .



Fig. 16. Limitations of two-path ADC correction method.

## A. Correction by Majority Voting

Fig. 18 shows implementation of the three-path SEE error detection and correction scheme. SEE error is a localized event and it affects only one of the three paths in the three-path ADC. Therefore, the SEE error detection involves a simple comparison of each of the error terms against a digital threshold which can be programmed for different environments. The minority term among the three error terms provides the two un-corrupted channels. SEE Correction involves dropping the corrupt channel output and averaging the output from the remaining two un-corrupted channels. This correction method can be implemented



Fig. 17. Three-path split-ADC.



Fig. 18. SEE detection and correction.

using simple digital logic and is explained below.



#### **B.** Simulation Results

For this example, the standard deviation of the SEE error source was 0.4 V and the observation window length was 4096. The SEE error detection threshold for single event effect was arbitrarily set to 2 LSBs. Fig. 19 shows the outputs of individual channels. During the first 1500 samples, first channel,  $D_1$ , is corrupted.  $\mathrm{D}_2$  is corrupted for the next 1500 samples and  $\mathrm{D}_3$  is corrupted for the remaining samples in the simulation. Fig. 20 shows the error terms generated using (11). The error terms in Fig. 20 contains information about the corrupt channel. In particular, the minority term of  $E_2$  for the first 1500 samples identifies that the two uncorrupted channels are  $D_2$  and  $D_3$ . This can be observed from Fig. 20. The corrected output, Dout.corr, will be the average of  $D_2$  and  $D_3$  as given by (11). The corrected output is obtained from (11) by dropping the corrupted channel is  $D_1$ , shown in Fig. 21. Similarly, minority terms of  $E_3$  and  $E_1$ show that the corrupted channels are  $D_2$  and  $D_3$  respectively.



Fig. 19. Normalized individual channel outputs.







Fig. 21. Three-path ADC corrected output.

#### C. Advantages of Majority Voting Based Correction

The advantages of this correction scheme are as follows: effective correction for the entire Nyquist bandwidth, simple digital correction, programmable SEE detection threshold, and real-time correction without any latency. Fig. 22 shows the corrected output accuracy for different repetition rates. For each repetition rate, N, SNR was obtained by averaging 100 simulation runs.



Fig. 22. SNR vs. frequency and  $N_{rep} = 10$  to 700.

The artificially high repetition rate was used to point out differences between two-path and three-path ADC correction schemes. Needless to say, input frequency or the repetition rate has no effect on the thee-path ADC correction scheme. The efficacy of this correction scheme can be seen from Fig. 22. By dropping one of the corrupt channels, the signal to noise ratio drops by 0.28 bit from its ideal value. This is due to the fact that the noise power from the two channels is  $6\times P_{\rm Nsingle},$  whereas the signal power is  $4 \times P_{sig}$ , where  $P_{Nsingle}$  and  $P_{sig}$  is the noise and signal power of the single channel ADC respectively. This causes the signal to noise ratio of the corrected output to drop by a factor of  $10 \times \log(4/6)$  or 1.7 dB or 0.28 bit from its ideal value. The performance degradation is independent of number of single event errors as compared to two-path ADC correction scheme. The limitation to this correction scheme is that the single event effect cannot happen in more than one channel simultaneously.

# D. Comparison of Single, Two-Path and Three-Path ADC

Table I compares the different aspects of the single, two-path and three-path ADC. Thanks to the multi-path ADC technique, the signal to noise ratio is the same for single, two and three path ADC. The core analog area consisting of capacitors and transconductors remain the same due to the multi-path ADC technique. The signal and power routing area will marginally increase as compared to the single-path ADC. This routing area increase is marginal as compared to triplicating the initial single path ADC. SEE correction blocks and any digital logic in the single path ADC is the overhead in the multi-path ADC implementation.

The fractional interpolation filter used for the two-path ADC and the majority (minority) voting correction block of the threepath ADC is the additional digital hardware required for SEE correction in the multi-path ADC. The two-path ADC along with the SEE correction block restores the performance of the ADC from less than 6 bit without SEE correction to 12 bit for half of the Nyquist bandwidth ( $f_s/4$ ). The three-path ADC with majority voting correction accuracy and bandwidth offered by three-path ADC cannot be matched by interpolation based correction schemes. The correction accuracy deteriorates rapidly for input frequency above  $f_s/4$  and is not favorable for Nyquist rate ADCs.

TABLE I COMPARISON OF SINGLE, TWO-PATH AND THREE-PATH ADC PERFORMANCE

Parameter	Single-Path	Two-Path	Three-Path
SNR w/o SEE	12 bit	12 bit	12 bit
Core Analog Area	Same	Same	Same
Digital Overhead	-	Interpolation and Digital Logic	Majority Voting and Digital Logic
SEE Correction Method	-	Skip and Fill	Majority Voting
Correction BW	None	$f_s/4$	$f_s/2$
SNR w/ SEE and SEE correction	< 6 bit	12 bit	11.72

## VI. BIT-ERROR RATE IN ADC

The comparators in the ADC introduce meta-stable events which manifests as bit-error-rate (BER) [19]. The conventional method to reduce meta-stability induced BER in an ADC is to increase the regeneration time of the comparator or introduce gain-stages before the regenerating latch to increase the input signal range to the regenerative latch [19]. A few architectural changes allow increased regeneration time for the comparator [19], [23]. Redundancy improves meta-stability induced bit-error rate in various pipeline ADC architectures [20], [21] as compared to successive approximation ADC [19] or cyclic/algorithmic ADC. The two-path and three-path ADC technique provides the same improvement as triple modular redundancy without area penalty. The bit-error rate, proportional to  $e^{-T_{reg/\tau}}$ , is squared and is equal to  $e^{-2T_{reg/\tau}}$ . In a three-path ADC, the majority voting based correction detects the channel with the bit-error and discards the output from the corrupted channel.

#### VII. CONCLUSION

Single event effects significantly degrade the performance of the data-converters. Inspired by the digital techniques, two correction methods were discussed. Both the methods do not suffer from core analog area or power penalties as compared to their digital counterparts owing to the multi-path ADC technique. The detection schemes are digital in nature and can be programmed for different environments and data converter architectures by modifying the digital threshold in the detection and correction blocks. The correction scheme involves replacing the corrupted sample altogether, rather than analyzing voltage transients, which enables a high level modeling approach to quickly evaluate the performance using a very few design parameters for SEE and the ADC involved. The multi-path ADC effectively squares the individual ADC's bit error rate performance and it is same as the conventional TMR implementation without the increase of analog area or power.

#### APPENDIX A

Signal to noise ratio for an ADC with single event Gaussian random noise source is derived as follows. Fig. 4 shows the model for the ADC with a single event noise source and quantization noise source. The quantization noise depends on the resolution ( $\Delta$ ) of the ADC and is uniform. SEE is modeled as a Gaussian noise distribution with standard deviation of  $\sigma$ . Equation (12) is used to derive the signal to noise ratio with SEE, where  $V_{\rm rms}$  is the signal energy and  $E(X^2)$  is the energy of the random signal X. Equation (12) can be applied to the quantization noise and Gaussian single event noise source as shown in (12). However, the single event happens only  $N_{\rm rep}$  times in a given observation window,  $N_{\rm window}$ . Therefore, the noise energy is scaled by  $N_{\rm rep}/N_{\rm window}$ . Equation (13) shows the signal to noise ratio for Gaussian and the familiar quantization noise.

$$SNR = \frac{V_{rms,signal}^{2}}{E(X^{2})},$$
$$E(X_{uniform}^{2}) = \frac{\Delta^{2}}{12}, E(X_{gaussian}^{2}) = \sigma^{2}$$
(12)

$$SNR_{see} = \frac{V_{rms}^2 \cdot N_{window}}{\sigma_{see}^2 N_{rep}}, SNR_{quant} = \frac{V_{rms}^2 \cdot 12}{\Delta^2}$$
$$SNR_{combined} = \frac{V_{rms}^2}{\frac{\sigma_{see}^2 \cdot N_{rep}}{N_{window}} + \frac{\Delta^2}{12}}.$$
(13)

#### APPENDIX B

SEE is modeled as a noise current source shown in (14) as shown in Fig. 24[18], where  $Q_{see}$  is the ion charge transferred by the energy particle,  $\alpha$ ,  $\beta$ ,  $\tau$  are the constants derived from the device model. The sampled voltage on the capacitor  $C_s$  is shown in (15), where  $i_{see}$  represents the model for SEE current source,  $Q_{see}$  is the random charge transferred from the energy particle,  $\alpha$ ,  $\beta$ ,  $\tau$  are the constants derived from the device model,  $C_s$  is the sampling capacitor and  $T_s$  is the sampling rate.

$$\mathbf{i}_{\text{see}} = \frac{\mathbf{Q}_{\text{see}}}{\tau} \left( \exp\left(\frac{-\alpha.t}{\tau}\right) - \exp\left(\frac{-\beta.t}{\tau}\right) \right)$$
(14)

$$V_{th}[nT_s + 0.5T_s] = V_{in}[nT_s + 0.5T_s] + \frac{1}{C_s} \int_{0}^{0.5T_s} i_{see}.dt \quad (15)$$

$$V_{\text{see}} \approx \gamma . \frac{Q_{\text{see}}}{C_{\text{s}}}.$$
 (16)

However, SEE current source model is derived from a packet of charge delivered by the energy particle [18]. The integral shown in (15) describes the amount of charge transferred to the sampling capacitor. In general, the time constant of the modeled is much smaller compared the sampling-rate used for the



Fig. 23. Sample and hold.



Fig. 24. Error percentage vs.  $T_s/\tau$ .

system and can be simplified to (16), where  $\gamma$  is proportionality constant relating the packet of charge delivered by the energy particle and the voltage change V<sub>see</sub>. As shown in Fig. 24, this current source charges a capacitor  $(C_s)$  for a given sampling period  $(T_s)$ . The voltage change produced by this current source is directly related to the ion charge transferred by the energy particle and this can be derived as shown in (17), (18), and (19) at the bottom of the page.  $\alpha, \beta, \tau$  are derived from a specific device under consideration.  $\alpha, \beta, \tau$  used for the following discussion are 3, 4 and 12.5 ps respectively. Fig. 24 shows the error percentage as a function of  $T_s/\tau$ . It can be observed that for ratios of  $Ts/\tau$  greater than 20, the error in the approximation of (19) is less than 0.25%. In our discussion, we had assumed that the current pulse is ON for the entire sampling period  $(0.5T_s)$ . However, the above discussion indicates that within twenty time constants ( $\tau$ ) of the current pulse, 99.75% of the charge is transferred to the capacitor. In other words, if the sampling period  $(0.5T_s)$  is larger than 20 time constants, the modeling error is less than 0.25%.

#### APPENDIX C

The derivation for the input referred SEE noise follows the traditional noise analysis of a differential pair as shown

$$V_{\text{see}} = \frac{1}{C_{\text{s}}} \cdot \int_{0}^{0.5T_{\text{s}}} i_{\text{see}} dt$$
$$-\frac{Q_{\text{see}}}{\beta - \alpha} \frac{\beta - \alpha}{\beta - \alpha} \frac{Q_{\text{see}}}{\beta - \alpha} \left(\frac{1}{\beta - \alpha} \left(\frac{-\beta \cdot 0.5T_{\text{s}}}{\beta - \alpha}\right) - \frac{1}{\beta - \alpha} \left(\frac{-\alpha \cdot 0.5T_{\text{s}}}{\beta - \alpha}\right)\right)$$
(17)

$$= \frac{-\frac{Q_{\text{see}}}{C_{\text{s}}} \frac{\beta - \alpha}{\alpha \beta} + \frac{Q_{\text{see}}}{C_{\text{s}} \tau} \left( \frac{1}{\beta} \exp\left(\frac{-\beta \cos \tau_{\text{s}}}{\tau} \right) - \frac{1}{\alpha} \exp\left(\frac{-\alpha \cos \tau_{\text{s}}}{\tau} \right) \right)$$
(17)

$$V_{\text{see}} = \gamma \cdot \frac{q_{\text{see}}}{C_{\text{s}}} + \Delta V_{\text{see,error}}, \gamma = \frac{\beta}{\beta \cdot \alpha}$$
(18)  
$$V_{\text{see}} = \frac{1}{1} \left( \frac{1}{1 - \alpha} \left( -\beta \cdot 0.5\text{T} \right) - \frac{1}{\beta \cdot \alpha} \left( -\alpha \cdot 0.5\text{T} \right) \right)$$

$$\frac{\Delta V_{\text{see,error}}}{\frac{Q_{\text{see}}}{C_{\text{s}}}} = \frac{1}{\tau} \left( \frac{1}{\beta} \exp\left(\frac{-\beta.0.5 T_{\text{s}}}{\tau}\right) - \frac{1}{\alpha} \exp\left(\frac{-\alpha.0.5 T_{\text{s}}}{\tau}\right) \right)$$
(19)



Fig. 25. Single stage amplifier with SEE noise sources.

in Fig. 25. The noise current sources  $(i_{n0} - i_{n4})$  model the single event effect. The tail current source noise  $(i_{n0})$  is a common-mode noise and it is rejected by the common-mode rejection ratio (CMRR) of the amplifier [16], [17]. The noise current sources  $(i_{n1} - i_{n4})$  can be replaced by an equivalent input referred noise source  $(v_{see})$ . The equivalent input referred noise is given by (20).

$$v_{see,in} = \frac{1}{g_{m,in}} \left( \sum_{p=1}^{4} i_{n,p} \right).$$
 (20)

where  $g_{m,in}$  is the transconductance of the input pair in the quiescent state.

#### ACKNOWLEDGMENT

The authors would like to thank colleagues and reviewers for their comments.

#### REFERENCES

- D. A. Sunderland *et al.*, "Designing electronic systems for space," Jul. 23, 2009 [Online]. Available: http://ewh.ieee.org/r5/denver/sscs/ 2009\_07\_Sunderland.html
- [2] A. L. Sternberg *et al.*, "Single-event sensitivity and hardening of a pipelined analog-to-Digital converter," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3532–3538, Dec. 2006.
  [3] P. R. Fleming *et al.*, "Design technique for mitigation of soft errors
- [3] P. R. Fleming *et al.*, "Design technique for mitigation of soft errors in differential switched-capacitor circuits," *IEEE Trans. Circuits and Syst. II, Exp. Briefs*, vol. 55, no. 9, pp. 838–842, Sep. 2008.
- [4] T. L. Turflinger, M. V. Davey, and B. M. Mappes, "Single event effects in analog-to-digital converters: device performance and system impact," *IEEE Trans. Nucl. Sci.*, vol. 41, no. 6, pp. 2187–2194, Dec. 1994.
- [5] J. S. Kauppila, L. W. Massengill, W. T. Holman, A. V. Kauppila, and S. Sanathanamurthy, "Single event simulation methodology for analog/ mixed signal design hardening," *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6, pp. 3603–3608, Dec. 2004.
- [6] J. Li and U. Moon, "Background calibration techniques for multistage pipelined ADCs with digital redundancy," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 50, no. 9, pp. 531–538, Sep. 2003.
- [7] J. Li, G. Ahn, D. Chang, and U. Moon, "A 0.9 V 12 mW 5 MSPS algorithmic ADC with 77 dB SFDR," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 960–969, Apr. 2005.
- [8] J. McNeill, M. Coln, and B. Larivee, "Split-ADC" architecture for deterministic digital background calibration of a 16 b 1 MS/s ADC," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2437–2445, Dec. 2005.
- [9] U. Moon and B. Song, "Background digital calibration techniques for pipelined ADC's," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 44, no. 2, pp. 102–109, Feb. 1997.

- [10] G. Liu and C. Wei, "A new variable fractional sample delay filter with nonlinear interpolation," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 39, no. 2, pp. 123–126, Feb. 1992.
- [11] S. Buchner *et al.*, "Validity of using a fixed analog input for evaluating the SEU sensitivity of a flash analog-to-digital converter," *IEEE Trans. Nucl. Sci.*, vol. 52, no. 1, pp. 462–467, Feb. 2005.
- [12] B. Olson *et al.*, "Evaluation of radiation-hardened design techniques using frequency domain analysis," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 6, pp. 2957–2961, Dec. 2008.
- [13] D. G. Mavis and P. H. Eaton, "SEU and SET modeling and mitigation in deep submicron technologies," in *IEEE Proc. Int. Rel. Physics Symp.*, Apr. 2007, pp. 293–305.
- [14] S. E. Armstrong, R. W. Blaine, W. T. Holman, and L. W. Massengill, "Single-event vulnerability of mixed-signal circuit interfaces 2011," in *Proc. 12th Eur. Conf. Radiation Its Effects Compon. Syst. (RADECS)*, Sep. 2011, pp. 485–488.
- [15] Y. Boulghassoul, J. D. Rowe, and L. W. Massengill, "Applicability of circuit macromodeling to analog single-event transient analysis," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 6, pp. 2119–2125, Dec. 2003.
- [16] R. Gregorian, K. W. Martin, and G. C. Temes, "Switched-capacitor circuit design," *Proc. IEEE*, vol. 71, no. 8, pp. 941–966, Aug. 1983.
  [17] D. A. Johns and K. Martin, "Switched-capacitor circuits," in *Analog*
- [17] D. A. Johns and K. Martin, "Switched-capacitor circuits," in Analog Integrated Circuit Design, 2nd ed. New York: Wiley, 2005, pp. 394–444.
- [18] D. E. Fulkerson and E. E. Vogt, "Prediction of SOI single-event effects using a simple physics-based SPICE model," *IEEE Trans. Nucl. Sci.*, vol. 52, no. 6, pp. 2168–2174, Dec. 2005.
- [19] J. E. Eklund and C. Svensson, "Influence of metastability errors on SNR in successive approximation A/D converters," *Analog Integr. Circuits Signal Process.*, vol. 26, no. 3, pp. 183–190, Mar. 2001.
- [20] T. Sundstrom, C. Svensson, and A. Alvandpour, "A 2.4 GS/s, singlechannel, 31.3 dB SNDR at nyquist, pipeline ADC in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1575–1584, Jul. 2011.
- [21] T. Matsuura et al., "A 240-Mbps, 1-W CMOS EPRML read-channel LSI chip using an interleaved subranging pipeline A/D converter," *IEEE J .Solid-State Circuits*, vol. 33, no. 11, pp. 1840–1850, Nov. 1998.
- [22] S. Guhados, P. J. Hurst, and S. H. Lewis, "A pipelined ADC with metastability error rate < 10-15 errors/sample," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 2119–2128, Sep. 2012.
- [23] B. Setterberg et al., "A 14 b 2.5 GS/s 8-Way-Interleaved pipelined ADC with background calibration and digital dynamic linearity correction 2013," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2013, pp. 466–467.



Hariprasath Venkatram (S'09) was born in Trichy, Tamil Nadu, India in 1985. He received the B.Tech and M.Tech degrees from Indian Institute of Technology, Madras (IIT Madras), in 2008. Since 2008, he is working toward the Ph.D. in electrical engineering at Oregon State University, Corvallis, OR, USA.

He has held an internship position at Broadcom, Irvine, CA, USA. His research interests include dataconverters, timing circuits, links, amplifiers, filters, and mixed signal circuit design. He is a member of the Solid-State Circuits Society and the Circuits and

Systems Society.



**Jon Guerber** (S'05) was born in Clackamas, OR, USA in 1986. He attended from Oregon State University, Corvallis, OR, USA, where he received the B.S. degree in electrical engineering in 2008 and the Ph.D. degree in electrical engineering in 2012.

He has held electrical engineering internship positions at Texas Instruments, Intel, and Teradyne working on delta-sigma ADCs, sensors, motherboard design, and signal integrity. His research interests include nyquist ADC error correction, time domain data conversion enhancements, and energy efficient

SAR ADC design. Currently, he is with Intel at Hillsboro, OR, USA, where he specializes in IO and analog circuit design.

Dr. Guerber is a member of Eta Kappa Nu and the Solid-State Circuits Society.



clocking circuits.

Manideep Gande (S'09) received the B.Tech and M.Tech degrees from Indian Institute of Technology, Madras (IIT Madras), in 2008. Since 2008, he is working toward the Ph.D. in electrical engineering at Oregon State University, Corvallis, OR, USA.

In 2010 he was a design intern at MediaTek Inc., Boston, MA, USA, working on CT-delta-sigma ADCs. In 2011 he was a design intern at Linear Technology, Milpitas, CA, USA, working on SAR ADCs. His research interests include analog and mixed-signal circuits for data converters and



**Un-Ku Moon** (S'92–M'94–SM'99–F'09) received the B.S. degree from the University of Washington, Seattle, WA, USA, in 1987, the M.Eng. degree from Cornell University, Ithaca, NY, USA, in 1989, and the Ph.D. degree from the University of Illinois at Urbana-Champaign, IL, USA, in 1994.

He has been with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA, since 1998. Before joining Oregon State University, he was with Bell Laboratories from 1988 to 1989, and from 1994 to 1998. His

technical contributions have been in the area of analog and mixed-signal circuits including high linearity filters, timing recovery, PLLs, data converters, and low voltage circuits for CMOS.

Dr. Moon is the Editor-in-Chief of the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He has served as a Distinguished Lecturer of the IEEE Solid-State Circuits Society, as an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II, as Editor-in-Chief and Deputy Editor-in-Chief of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II, as IEEE Solid-State Circuits Society representative to IEEE Circuits and Systems Society, and as a Technical Program Committee member of the IEEE International Solid-State Circuits Conference, IEEE VLSI Circuits Symposium, and the IEEE Custom Integrated Circuits Conference.